FPGA technology can offer significantly higher performance at much lower power consumption than is available from CPUs and GPUs in many computational problems. Unfortunately, programming for FPGA (using hardware description languages, HDL) is a difficult and not-trivial task and is not intuitive for C/C++/Java programmers.
FPGA (using hardware description languages, HDL) is a difficult and not-trivial task and is not intuitive for C/C++/Java programmers.
To bring the gap between programming effectiveness and difficulty the High Level Synthesis (HLS) approach is promoting by main FPGA vendors. Nowadays, time-intensive calculations are mainly performed on GPU/CPU architectures, but can also be successfully performed using HLS approach. In the paper we implement a bandwidth selection algorithm for kernel density estimation (KDE) using HLS and show techniques which were used to optimize the final FPGA implementation. We are also going to show that FPGA speedups, comparing to
Introduction
The probability density function (PDF) is a key concept in statistics with many practical applications, see for example [11] , [18] . Constructing the most adequate PDF from the observed data is still an important and interesting research problem, especially for large datasets. PDFs are often calculated using nonparametric data-driven methods. One of the most popular nonparametric method is the kernel density estimation (KDE) [23] . However, a very serious drawback of using KDE is the large number of calculations required to compute them as well as to find the optimal bandwidth (smoothing) parameter (time complexity O(n 2 )).
In this paper we investigate the possibility of utilizing field-programmable gate arrays (FPGA) to accelerate finding of such the optimal bandwidth.
Towards the needs of the paper we have selected one popular and often used algorithm called in literature the PLUGIN [23] . This work can be considered as a continuation and extension of the paper [1] , where the authors utilize GPUs for speeding up optimal bandwidth selection. One of the algorithm analyzed in that paper was the above mentioned PLUGIN one.
Generally, there are two methodologies for speeding up complex numerical algorithms: software-based and hardware-based. In this paper we concentrate only on hardware-based methods. The commonly known approaches are as follows: (a) computing on general purpose multicore CPU microprocessors, (b) computing on distributed environments (e.g. clusers, grids, etc.), (c) computing on GPUs, [20] (d) computing on DSP units and (e) computing on FPGA chips [12, 13, 15, 22, 24] .
In the paper we are concerned with FPGA approach. In [9] the author considers a problem how to use FPGA for fast computing of PDFs using direct VHDL programming approach. However, the problem we are concerning is of different nature as we concentrate our attention for computing the optimal bandwidth for PDF (see Chapter 2).
To develop the final FPGA design we use the High Level Synthesis (HLS) approach [7] , [14] , where no direct hardware description language (HDL) coding is needed (typically in VHDL or Verilog languages 1 ).
The remainder of the paper is organized as follows. In section 2 we turn our attention to give the reader some preliminary information on KDE and bandwidth selection. In section 3 we give detailed mathematical formulas for calculating optimal bandwidth using the PLUGIN method. In section 4 we cover all the necessary details on our FPGA-based implementation. We also present practical experiments we carried out and discuss the results. In section 5 we conclude the paper.
Kernel Density Estimation and Bandwidth

Selection
Let us consider a continuous univariate random variable X and let assume its probability density function f exists but is unknown. Its estimate, usually denoted byf , will be determined on the basis of a random sample of size n, that is X 1 , X 2 , ..., X n (our experimental data). In such a case, a 1-dimensional kernel density estimatorf (x, h) of a real density f (x) for random sample X 1 , X 2 , . . . , X n is given by the following formulâ : An example of using kernel density estimators for determining the probability density function.
h is a positive real number called smoothing parameter or bandwidth and
is the kernel function -a symmetric function that integrates to one. In practical applications K(·) has often the Gaussian normal form, that is
If we have the bandwidth h, we can determine the estimatorf (x, h) of the unknown density function f (x) using formula (1) . The bandwidth h is the parameter which exhibits a strong influence on the resulting KDE. Formula (1) can be easily extended to the multivariate case. In the most general variant the scalar bandwidth h is replaced by the unconstrained bandwidth matrix H (which is symmetric and positive definite). Also (2) is generalized to the multivariate case. Two commonly used kernel types are product and radial (also known as spherically symmetric) ones.
As an example of how KDE works consider a toy dataset of 8 data points:
X i = {0, 1, 1.1, 1.5, 1.9, 2.8, 2.9, 3.5}. Three different KDEs based on these data are depicted in Figure 1 . It is easy to notice how the bandwidth h influences the shape of the KDE curve. Lines in bold show the estimated PDFs, while normal lines show the shapes of individual kernel functions K(x) (Gaussians). Dots represent the data points X i .
Choosing the best value of h is not a trivial task and this problem was and still is extensively studied in literature [3] , [4] . Currently available selectors can be roughly divided into 3 classes [18] , [23] .
The first class uses very simple and easy to calculate mathematical formulas. They were developed to cover a wide range of situations, but do not guarantee being enough close to the optimal bandwidth. They are often called rules-of-thumb methods.
The second class contains methods based on least squares and crossvalidation ideas with more precise mathematical arguments, but they require much more computational effort. However, in reward for it, we get bandwidths more accurate for a wider range of density functions.
The third class contains methods based on plugging in estimates of some unknown quantities that appear in formulas for the asymptotically optimal bandwidth.
One selected method from the third class is investigated in the paper. The method is briefly presented in Chapter 3 and from now on it will abbreviated as the PLUGIN.
The PLUGIN Method and Data Preprocessing
In Algorithm 1 we give recipe for calculation of the optimal bandwidth using the PLUGIN method (the symbols used are exactly such as in the book [23] ). All the necessary details on the method, as well as details on deriving of particular mathematical formulas can be found in many source materials, see for example books [10, 18, 19, 23] .
It is important to stress that the PLUGIN algorithm is a strictly sequential computational process (see Figure 2 ; parallel processing is possible only internally in Steps IV and VI) as every step depends on the results obtained in the previous steps. First we calculate the variance and the standard deviation estimators of the input data, see Step I in Algorithm 1. Then we calculate some more complex formulas from Step II to Step VI. Finally, we can substitute them into equation given in Step VII to get the searched optimal bandwidth value h.
Data: data set X, contains n elements Result: value h represents the optimal bandwidth for kernel density estimation
Step I: Calculate the estimates of variance (V ) and standard deviation (σ):
Step II: Calculate the estimateΨ
Step III: Calculate the bandwidth of the kernel estimator of function
Step IV: Calculate the estimateΨ 6 (g 1 ) of functional Ψ 6 :
Step V: Calculate the bandwidth of the kernel estimator of function f (2) :
Step VI: Calculate the estimateΨ 4 (g 2 ) of functional Ψ 4 :
Step VII: Calculate the final value of the bandwidth h:
Algorithm 1: Main computational steps of the PLUGIN algorithm For large values of σ it results in extremely small values ofΨ N S 8 . The above problems can be successfully overcome if the input datasets are standardized using the z-score formula, that is
where µ and σ are mean and standard deviation of the original vector X respectively. Z-score guarantees thatσ = 1 inΨ
and, consequently,Ψ
entity has simply a constant value.
Applying the data standardization requires an extra operation on the h value in Step VII in Algorithm 1, that is
where h is the bandwidth calculated for the standardized dataset andσ is the standard deviation of the original vector X. The correctness of the above equation can be easily proofed algebraically.
To reduce the calculation burden we can also slightly change equationŝ
It is easy to notice a symmetry, that is
So, the double summations can be changed and, consequently, the final formula forΨ 6 (g 1 ) has now the following form
(note for different summation ranges, the "2" before sums and an extra factor added, that is nK (6) (0)). Obviously, the same concerns
Computation complexity of Steps IV and VI (double summations), where the symmetry property is used, still belongs to O(n 2 ) complexity class
where 
Implementation Preliminaries
Before implementing the PLUGIN Algorithm 1 it is important to take some assumptions affecting both performance and resource consumption.
The first assumption is about a proper arithmetic used. The floatingpoint one gives very good range and precision. Unfortunately, from FPGA's point of view, this representation is very resource demanding. In contrast, the fixed-point arithmetic is much less resource demanding but its range and precision are more limited.
Hence, the exact fixed point representation was determined based on a careful analysis of the particular intermediate values taken during calculations. If the input dataset doesn't contain extremely large outliers (which suggests that such dataset should be first carefully analyzed before any statistical analysis taken) and if the z-score standardization is used, Q32.32 fixed point representation is sufficient for all calculations (that is: integer part length m = 31, fractional part length n = 32, word length N = 64 and the first bit represents the sign). Note also that as a result of the z-score standardization, the vales ofV ,σ,Ψ
N S 8
are constant and this significantly simplifies the calculations. The fractional part does give the required precision. However, the integer part must also be sufficiently large, as n 2 factors are present in the PLUGIN algorithm.
The second assumption is about choosing the most adequate methods for calculating individual steps in Algorithm 1. Now it needs to be stressed that programming for FPGA devices differs considerably from programming for CPUs/GPUs devices. FPGA devices are built from a large number of simple logical blocks like: Look Up Tables (LUT) , Flip-Flops (FF), Block RAMs (BRAM), specialized DSP units (DSP). These blocks can be connected each other and can implement only relatively low-level logical functions (the so called gates level). As a consequence, even very basic operations, like for examples the adder for adding two numbers must be implemented from scratch.
In description of the PLUGIN Algorithm 1 one can easily indicate such operators like (a) addition, (b) subtraction, (c) multiplication, (d) division, (e) reciprocal, (f) exponent, (g) logarithm 2 , (h) power, (i) square roots, (j) higher order roots.
Our implementation utilizes the following methods: CORDIC [5] , [6] for calculating exponents and logarithms, divisions were replaced by multiplications and reciprocals, difference operators were replaced by addition of negative operands. Additionally, one extra implementation of the exponent function was used for calculations of K (6) and K (4) in Algorithm 1. This implementation is based on the Remez algorithm [8] , [16] , [17] and is open to pipelining. As a consequence, a significant speedup can be achieved during calculations of Steps IV and VI in Algorithm 1.
It is also worth to note that the authors' implementation of the division operator (base on multiplications and reciprocals; the reciprocal is based on the Newton method) is significantly faster than the default division operator available in Vivado HLS. Moreover, the another advantage of using our own operators, is that no IPCore (Xilinx's library of many specialized functions available for FPGA projects) is needed. As a consequence, the generated VHDL codes are more portable for FPGA chips from different than Xilinx vendors.
The third assumption during implementing of the PLUGIN algorithm was to enable the nominal clock frequency of an FPGA chip used (see chapter 4.4 for details). During experiments it was turned out that the usage of the original division operator resulted in problems with reaching the required frequency. The authors' original implementation of the division operator (base on multiplications and reciprocals) solved this problem.
The forth assumption was that all the input datasets must be stored in the BRAM memory, which are available in almost all current FPGA chips. They have enough capacity to store truly large data, like even 500,000 elements or more. 
Implementation Details
In Figure 3 we show the scheme of the PLUGIN implementation where all the main components are presented. They correspond literally to the seven steps shown in Algorithm 1. Step VI in Algorithm 1). It is worth to note that the proper architecture of this unit must be reached during careful coding in Vivado HLS, using techniques like listed in section 4.2.
We developed three different versions of the PLUGIN algorithm.
The first implementation, called literal, is just a literal rewriting of Algorithm 1 (with the improvements (6) and (7)). No additional actions were taken toward optimization of both execution time and resource requirements. This version can operate with any unscaled input data (assuming that all the inputs as well as all the internal results fulfil the fixed-point ranges that have been set). This version automatically (Vivado decides) utilizes pipelining. However, the pipelining doesn't make the implementation enough fast and additionally, large number of DSP blocks is used. FFs and LUTs usage is also quite big (see Table 1 ).
The second implementation, called minimal, is written so that it is optimized for resource utilization, mainly the DSP units. To reduce the number LINE off ) pipelining can be disabled (on default, during translation of the high level codes into HDL ones pipelining is enabled whenever it is possible). As can be observed in Table 1 , a significant reduction of the DSP units was achieved. It confirms the fact that Vivado HLS is very sensitive for the structure of the high level codes being translated into HDL ones. So that, to achieve good performance and resource usage many modifications of the high level codes are required.
The third implementation, called fast, is written so that it is optimized for time execution. Addition and multiplication functions were implemented in two ways. In the first way (similar as in minimal implementation) the pipelining is disabled, while in the second way it is enabled. The pipelined versions of the functions are used in Steps IV and VI in Algorithm 1 as these two steps are crucial for the final performance. Additionally, in these two steps a dedicated implementation of the exponent function was used (based on Remez algorithm which is more likely to pipelining). Also, a technique known as loop unrolling was used in a manual manner (see sample codes in Figure 6 ). Although Vivado HLS uses automatic loop unrolling, this feature doesn't work correctly in our algorithm (as it can operate with datasets of any size and the exact number of loops is not known in advance).
The forth and fifth implementations used during experiments (called CPU and GPU respectively) are the ones implemented and investigated in [1] .
CPU implementation utilizes the SSE (Streaming SIMD Extensions) of the current multicore CPUs.
Results
During all practical experiments the target Xilinx Virtex-7 xc7vx690tffg1761-2 device was used. Its nominal working frequency is 200MHz (or 5 ns for a single clock tact). CPU implementation was run on Intel Processor i7 4790k 4.0 GHz. Geforce 480GTX graphics card was used for GPU implementation. Vivado HLS ver. 2015.2 was used for developing all the FPGA implementations.
The summary of the resource consumption is given in Table 1 . Additionally, power consumption is included. It is a real power (in Watts) taken by the FPGA chip after physical implementation of the PLUGIN algorithm using Vivado Design Suite. The power consumption of the FPGA implementations is significantly smaller comparing with the power consumption of the CPU and GPU implementations. The power consumption for the CPU and GPU used in our experiments are an average (catalogue-like) values.
The summary of the execution times for three different implementations of the PLUGIN algorithm, as well as CPU and GPU ones is given in Table 2 . The minimal and the fast implementations were run on 200MHz nominal clock while the literal implementation was run with 166 MHz nominal clock. This frequency degradation was caused mainly because of some limitations of the original division operator implemented in Vivado HLS.
Of course the best performance was achieved for the fast implementation (even compared to the CPU and to the GPU implementations). This is the A very significant speedup was achieved comparing the fast and the literal implementation (average speedup about 760, see Table 3 ). The fast implementation is faster then the CPU implementation (average speedup about 32, see Table 3 ). The fast implementation is also faster then the GPU implementation (average speedup about 10, see Table 3 ).
The summary of the accuracy for three different implementations of the PLUGIN algorithm is given in Table 4 . h ref is the reference bandwidth calculated in double floating point arithmetic (in C++ program, 15-17 significant decimal digits). It is worth to note that the relative errors for literal, minimal and fast implementations are very small (not more than 0.004%). In practical applications such small values can be in fact neglected. The summary of the scalability of different PLUGIN algorithm implementations is presented in Figure 5 . Scalability of the FPGA implementations is nearly linear, which is a very welcome behavior. The corresponding results for CPU and GPU implementations can be found in [1] . The figure is in fact a graphical summary of data given in Table 2 .
Simplified source codes of the three FPGA implementations are presented ) . Also a dedicated function for reciprocal operator was implemented. In the third version much more modification was implemented. First, loop unrolling was used, second, Vivado HLS pragmas were used and third, multiplications and additions were realized using dedicated functions with pipelining enabled (pfADD, pfMUL). Figure 6 : Three fundamental methods of the for loop implementation used inΨ 4 (g 2 ) calculation (step VI in Algorithm 1, step IV is implemnented in the same way). In the fast implementation the loop unrolling is used twice. fADD, fMUL functions don't utilize pipelining, while pfADD i pfMUL functions do it
Conclusions
HLS tools are competitive with manual design techniques using HDLs. Implementation time of complex numerical algorithms can be essentially reduced (comparing to direct coding in HDL languages).
Unfortunately, to obtain efficient FPGA implementations, many changes to source codes are required, comparing to equivalent implementations for CPUs and/or GPUs. This is because FPGA devices use specific primitives like DSP, BRAM, FF and LUT blocks and programmers should control their utilization manually. However, this control is performed on the level of C/C++ codes, not the HDL ones. It is also worth to stress that using the HLS approach allows to obtain implementations which are often faster than CPU and/or GPU counterparts.
Another crucial motivation for replacing GPU or CPU solutions by their FPGA equivalents is power consumption. FPGA can settle for single Watts, while CPU or GPU counterparts typically take tens/hundreds of Watts or even more.
Another possible step toward fast implementations of numerical algorithms could be considering of using modern DSP chips which offer many interesting possibilities.
